

**WHAT IS CLAIMED IS:**

1. A scheduler unit for an input/output node of a computer system comprising:

5

a first buffer circuit coupled to receive control commands from a first source, wherein said first buffer circuit includes a first plurality of buffers for storing selected control commands;

10

a second buffer circuit coupled to receive control commands from a second source, wherein said second buffer circuit includes a second plurality of buffers for storing selected control commands; and

15

an arbitration circuit coupled to said first buffer circuit and to said second buffer circuit, said arbitration circuit is configured to arbitrate between said control commands stored in said first buffer circuit and said control commands stored in said second buffer circuit;

20

wherein the outcome of selected arbitration cycles is dependent upon a number of times in which a control command from a given one of said buffers is blocked due to an unavailable destination.

2. The scheduler unit as recited in claim 1, wherein said arbitration circuit includes a first arbitration unit configured to arbitrate between said selected control commands stored within said first plurality of buffers.

25

3. The scheduler unit as recited in claim 2, wherein said arbitration circuit further includes a second arbitration unit configured to arbitrate between said selected control commands stored within said second plurality of buffers.

5 4. The scheduler unit as recited in claim 3, wherein said arbitration circuit further includes a fairness unit coupled to said first arbitration unit and said second arbitration unit, said fairness unit is configured to determine a current transaction request rate for said input/output node and to establish an arbitration priority dependent upon said current transaction request rate.

10

5. The scheduler unit as recited in claim 4, wherein said arbitration circuit further includes a starvation unit coupled to said fairness unit, wherein said starvation unit is configured to count said number of times in which a control command from a given one of said buffers is blocked due to an unavailable destination.

15

6. The scheduler unit as recited in claim 5, wherein said starvation unit is further configured to store a value corresponding to a maximum allowable number of times in which a control command from a given one of said buffers is blocked due to an unavailable destination.

20

7. The scheduler unit as recited in claim 6, wherein said arbitration circuit is further configured to select said blocked control command from a given one of said buffers in response to said value corresponding to a maximum allowable number is equal to said count of said number of times in which a control command from a given one of said buffers is blocked.

25

8. The scheduler unit as recited in claim 1, wherein said unavailable destination is a destination buffer.

9. The scheduler unit as recited in claim 1, wherein said arbitration circuit is further configured to determine whether storage space is available within said destination buffer.

5 10. A control unit for input output node of a computer system comprising:

a scheduler unit including:

10 a first buffer circuit coupled to receive control commands from a first source, wherein said first buffer circuit includes a first plurality of buffers for storing selected control commands;

15 a second buffer circuit coupled to receive control commands from a second source, wherein said second buffer circuit includes a second plurality of buffers for storing selected control commands; and

20 an arbitration circuit coupled to said first buffer circuit and to said second buffer circuit, said arbitration circuit is configured to arbitrate between said control commands stored in said first buffer circuit and said control commands stored in said second buffer circuit;

25 wherein the outcome of selected arbitration cycles is dependent upon a number of times in which a control command from a given one of said buffers is blocked due to an unavailable destination.

11. The control unit as recited in claim 10, wherein said arbitration circuit includes a first arbitration unit configured to arbitrate between said selected control commands stored within said first plurality of buffers.

12. The control unit as recited in claim 11, wherein said arbitration circuit further includes a second arbitration unit configured to arbitrate between said selected control commands stored within said second plurality of buffers.

5

13. The control unit as recited in claim 12, wherein said arbitration circuit further includes a fairness unit coupled to said first arbitration unit and said second arbitration unit and configured to determine a current transaction request rate for said input/output node and to establish an arbitration priority between said first arbitration unit and said  
10 second arbitration unit based on said current transaction request rate.

14. The control unit as recited in claim 13, wherein said arbitration circuit further includes a starvation unit coupled to said fairness unit, wherein said starvation unit is configured to count said number of times in which a control command from a given one  
15 of said buffers is blocked due to an unavailable destination.

15. The control unit as recited in claim 14, wherein said starvation unit is further configured to store a value corresponding to a maximum allowable number of times in which a control command from a given one of said buffers is blocked due to an  
20 unavailable destination.

16. The control unit as recited in claim 15, wherein said arbitration circuit is further configured to select said blocked control command from a given one of said buffers in response to said value corresponding to a maximum allowable number is equal to said  
25 count of said number of times in which a control command from a given one of said buffers is blocked.

17. The control unit as recited in claim 10, wherein said unavailable destination is a destination buffer.

18. The control unit as recited in claim 10, wherein said arbitration circuit is further  
5 configured to determine whether storage space is available within said destination buffer.

TOPT " 628260